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Abstract—A novel sequential estimation method is proposed
for the initial synchronization of pseudonoise (PN) signals de-
rived from -sequences. This sequential estimation method
is designed based on the principle of recursive soft-in/soft-out
(SISO) decoding, and we refer to it as the recursive soft sequential
estimation (RSSE) acquisition scheme. The RSSE acquisition
scheme exhibits a complexity similar to that of a conventional
-sequence generator, which increases only linearly with the
number of stages in the -sequence generator. Our simulation
results also show that the acquisition time of the proposed RSSE
acquisition scheme is also linearly dependent on the number of
stages in the -sequence generator. Owing to the above proper-
ties, the employment of the proposed RSSE acquisition scheme is
beneficial for the acquisition of long -sequences.
Index Terms—Acquisition, initial synchronization, max-
imum-likelihood (ML) estimation, -sequence, pseudonoise (PN)
signals, recursive decoding, sequential estimation, soft-in/soft-out
(SISO) decoding, spread-spectrum signals.
I. INTRODUCTION
P
SEUDONOISE (PN) code acquisition, which is also often
referred to as initial synchronization, is the necessary
first step in the receiver of spread-spectrum communications
schemes, since data demodulation becomes possible only after
code acquisition has been obtained [1], [2]. The sequential
estimation assisted PN code acquisition proposed by Ward
[3] constitutes one of the simplest acquisition schemes. The
principle of the sequential estimation acquisition scheme is as
follows. The acquisition of an -sequence of length ,
which is also referred to as the maximum-length feedback
shift register sequence, is deemed successful, provided that
consecutive chips are correctly received by the acquisition
device and are loaded into the local -sequence generator,
where successive shifts of the chips in the generator will
generate chips that exactly match the further received chips
of the transmitted -sequence. However, in the presence of
noise, one or more of the consecutive chips might be in error,
potentially resulting in erroneous loading. In this case, a new
set of chips can be processed similarly.
Clearly, the most critical requirement for attaining the suc-
cessful acquisition of PN sequences based on sequential esti-
mation [3] is that consecutive chips of the received noise-
contaminated PN sequence have to be correctly estimated. In
this contribution, we invoke the iterative soft-in/soft-out (SISO)
decoding principle, originally developed for turbo channel de-
coding [4]–[7], for improving the reliabilities associated with
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deciding upon the consecutive chips. Upon exploiting the in-
herent properties of -sequences, a recursive soft sequential
estimation (RSSE) acquisition scheme is proposed, which es-
timates consecutive chips using a recursive SISO decoder.
The recursive SISO decoder receives soft information from the
channel’s output, and soft extrinsic information [4]–[7] from
the soft channel outputs associated with the previous chips. The
soft output of the recursive SISO decoder is then shifted into a
so-called soft-chip register, which provides extrinsic informa-
tion for the following decoding steps. An important feature of
the proposed RSSE acquisition scheme is that it exploits the
real-time knowledge of the reliabilities associated with the
consecutive chips. This real-time knowledge of the chip relia-
bilities can be exploited for determining the probability of suc-
cessful acquisition of an -sequence of length , once
consecutive chips have been loaded into the local -sequence
generator. The proposed RSSE acquisition scheme has an algo-
rithmic complexity similar to that of an -sequence generator.
Our simulation results will show that the acquisition time of
the RSSE acquisition scheme is a linear function of the number
of stages in the -sequence generator. Therefore, the proposed
RSSEacquisitionschemeconstitutesapromisingtechnique,es-
pecially for the acquisition of long -sequences.
Theremainderofthisletterisorganized asfollows.SectionII
describes the principle of the sequential estimation acquisition
scheme.InSectionIII,theproposedRSSEacquisitionschemeis
describedandinvestigated.InSectionIV,weprovidesimulation
results, and finally, in Section V, we present our conclusions.
II. PRINCIPLE OF SEQUENTIAL ESTIMATION ACQUISITION
The well-established maximum-length sequences, which
are also known as -sequences, are generated using feedback
shift registers, as that shown in Fig. 1. In the -sequence
generator, represents a unity time-delay operation, while
each of the coefficients, , represents the presence
of a connection if it is a one, or the absence of a connection
if it is a zero. Since spread-spectrum communication systems
usually employ binary spreading sequences having chip values
of , in this letter, we assume that the -sequence
generator outputs duo-binary symbols, representing
a logical zero with 1. Consequently, the conventional
modulo-2 addition defined over the field of {1,0} is now
replaced by the modulo-2 multiplication operation defined in
the field of , as shown in Fig. 1. More specifically,
let the output binary sequence be ,
where . Furthermore, without loss of gen-
erality, we assume that , where is
an integer in the range [1, ], is an index set corresponding
to the set of feedback taps, implying that in Fig. 1, we have
, while the
0090-6778/04$20.00 © 2004 IEEE200 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 52, NO. 2, FEBRUARY 2004
Fig. 1. Schematic diagram of the proposed soft recursive sequential estimator.
remaining coefficients are zero. The above configuration
corresponds to the generator polynomial
(1)
where must be a primitive polynomial [8], i.e., a poly-
nomial that cannot be factored, in order to generate an -se-
quence. Based on the above assumptions, it can be shown that
the output symbols of the -sequence generator in Fig. 1 obey
the recursive equation, expressed as
for (2)
where represents the product of the coefficients.
In spread-spectrum communications using -sequences as
spreading sequences, (2) implies that if the receiver has the
knowledge of the chip values before
the transmitter generates the th chip , and if the receiver
uses the same -sequence generator as the transmitter, then
the chip values can be loaded into the
corresponding registers of the -sequence generator at the re-
ceiver for generating the forthcoming chips. Consequently, the
corresponding replicas of the th, as well as the following chips,
namely , can be obtained at the receiver, which
exactly match the received chips as a result of the transmitted
-sequence. Hence, the despreading of the spread transmitted
signal can be successfully carried out by correlating it with the
-sequence replica generated at the receiver. What we have
described above constitutes the principle behind the sequential
estimation acquisition scheme proposed by Ward [3], which
have been further investigated in [9] and [10]. However, so
far all the known sequential estimation acquisition schemes
have been based on the hard chip decisions. Below we propose
and investigate a low-complexity acquisition scheme, which is
based on the philosophy of the RSSE concept.
III. RSSE ACQUISITION
Since the invention of turbo codes [4], [5], iterative decoding
techniques have attracted wide attention [7]. The employment
of iterative decoding is facilitated by using multiple encoders
generating either parallel or serial concatenated codes, which
are decoded with the aid of SISO decoding algorithms. In it-
erative decoding, each code is decoded separately, but the softIEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 52, NO. 2, FEBRUARY 2004 201
outputarisingfromoneofthedecodingstagesisusedasthesoft
input of the next decoding stage. In the context of the sequen-
tial estimation-based acquisition used for short -sequences,
the generator’s state can be principally estimated using itera-
tive decoding techniques, since each -sequence produced by
an -stage generator has a period of chips, and can be
consideredtobeacyclicBose–Chaudhuri–Hocquengem(BCH)
codeword oflength ,havingminimumdistanceof
[9]. Consequently, after the receiver obtained two sets of
number of consecutive samples of the transmitted
-sequence, the -sequence generator’s initial state of chips
can be estimated by iteratively decoding the received -se-
quence withtheaidofits number ofsamples. How-
ever,inpracticalspread-spectrumsystems,typicallylongPNse-
quences are employed for ensuring secure communications and
for the sake of efficiently randomizing and spreading the trans-
mitted signals. Hence, the iterative decoding of
number of chips may be beyond the practical complexity limi-
tations imposed. Therefore, in this section we propose a RSSE,
which has a complexity that is only linearly dependent on the
number of stages in the -sequence generator used.
A. Description of the RSSE
We assume that the transmitter aids the acquisition by
transmitting the phase-coded carrier signal without data modu-
lation, and consequently, the received data obeys the recursive
equation of (2), which allows us to use the proposed RSSE ac-
quisitionscheme.TheschematicdiagramoftheproposedRSSE
acquisition scheme is shown in Fig. 1, which includes four fun-
damental building blocks, namely, an -sequence generator, a
soft-chip register, a SISO decoder, and a code phase-tracking
loop. The soft-chip register has the same number of delay
units, which we refer to as soft-chip delay units (SCDUs), as
the -sequence generator. The SCDUs store the instantaneous
log-likelihood ratio (LLR) values of consecutive chips. With
the aid of these LLR values, consecutive chips can be
determined and are loaded into the corresponding delay units
of the -sequence generator of Fig. 1. The SISO decoder
estimates the corresponding LLR soft output after receiving a
soft channel output sample associated with a given chip of the
-sequence. In addition to the so-called intrinsic information
of this chip, which was received from the channel, we also
exploit the so-called a priori (extrinsic) information related to
the chip considered, which is provided by the previous decoded
LLR values stored in the SCDUs of Fig. 1. The soft output
of the SISO decoder is then shifted to the left-most position
of the SCDUs in the soft-chip register, while the soft value
in the right-most SCDUs is shifted out and discarded. Note
that both the -sequence generator and the soft-chip register
use the same feedback branches. However, in the -sequence
generator, the feedback elements are duo-binary values, and
the product of these feedback elements is used for generating
a binary feedback quantity. By contrast, the feedback elements
from the soft-chip register to the SISO decoder consist of the
LLR values, and the specific operations must be employed in
the soft-value domain to provide extrinsic information for the
SISO decoding.
B. RSSE Acquisition Algorithm
As shown in Fig. 1, the SISO decoder requires both soft
channel-output information and extrinsic information provided
by the previous estimates of the SISO decoder in order to
compute the soft output for updating the contents of the
soft-chip register. Let represent the received
channel output corresponding to chip , where .
When communicating over a fading channel, denotes the
fading amplitude, whereas for an additive white Gaussian noise
(AWGN) channel, we set . Furthermore, denotes
the AWGN having zero mean and a normalized variance of
, where represents the single-sided power spectral
density of the AWGN, represents the transmitted chip
energy, and represents the signal-to-noise ratio (SNR)
per chip. The soft channel-output information, in terms of ,
is the LLR of conditioned on the channel output , which
is given by [7, Eq. (15)]
(3)
where , which is referred to as the
reliability value of the channel. In (3), is the
LLR of a random variable , which is computed as
[7], where
if we have no a priori information related to , i.e., if we
assume that .
As in Section II, we assume that in Fig. 1, the generator coef-
ficients are given by
, while the other coefficients are zeros, i.e., the -sequence
generator obeys a recursive equation described by (2). Conse-
quently, the previous soft outputs of the SISO decoder of Fig. 1
obtainedatthetimeindexesof
are fed back to the SISO decoder, in order to provide ex-
trinsic information for enhancing the correct decoding proba-
bilityofchip .Lettheprevious numberofsoftoutputsofthe
SISOdecoderbe .Accordingto
(2), the extrinsic information used for enhancing the correct de-
coding probability of can be approximately expressed as [7,
Eq. (12)]
(4)
where we assume that
.
Finally, with the aid of the channel output information
of (3) and the extrinsic information of (4),
the soft output of the SISO decoder associated with chip can
be expressed as
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where again,
. Note that (5) represents the recursive equations that can be
used for estimating the consecutive chips required by the re-
ceiver’s -sequence generator to produce the full -sequence.
Provided that the channel output SNR per chip value of
is sufficiently high, the LLR values of the consecutive chips
will increase upon increasing the depth of this recursion. In
other words, the reliabilities associated with the consecu-
tive chips increase, while the erroneous loading probability of
the generator, which is defined as the probability of the event
that the -sequence generator is loaded with one or more er-
roneous chips, decreases upon increasing the number of recur-
sions. Therefore, the acquisition device is capable of observing
thereliabilitiesofthe consecutivechipsthroughobservingthe
amplitudesoftheLLRvaluesstoredintheSCDUs.Iftheampli-
tudes of the LLR values in the SCDUs become sufficiently high
after a number of update operations using (5), and they result in
a sufficiently low erroneous loading probability, then, as shown
inFig.1,a“loadingcommand”canbeactivatedbytheSISOde-
coder to load the corresponding hard-decision-based binary 1
or 1 chip values into the delay units of the -sequence gen-
erator, according to the signs of the corresponding LLR values
stored in the SCDUs.
The operation of the RSSE acquisition scheme can be sum-
marized in the following steps.
1) All the SCDUs are initialized to zeros.
2) Whenever the SISO decoder receives a channel output
sample corresponding tothe chip , the SISOdecoder
computes the LLR of conditioned on using (3), and
computes the extrinsic information of using (4).
Finally, the soft output of the SISO decoder related
to chip is computed according to (5).
3) The soft output is then shifted into the left-most
SCDU of Fig. 1 after all the other soft outputs ,
, have been shifted to the right by one
position, while is removed from the soft-chip
register. In other words, the soft-chip register always
stores the most recent number of soft outputs of the
SISO decoder, which correspond to consecutive chips
of the transmitted -sequence.
4) Following a number of recursions according to (5), when
the amplitudes of the most recent soft outputs of the
SISOdecoderbecomesufficientlyhighforguaranteeinga
sufficiently low erroneous loading probability, a “loading
command”isactivated.Then, consecutivechipsarede-
termined, using hard decisions based on the most recent
LLR values stored in the soft-chip register of Fig. 1.
Then, the consecutive binary chips are loaded into the
corresponding delay units of the local -sequence gen-
erator.
5) Once the -sequence generator is loaded with the initial
binary chip values, the received spread-spectrum signal
can be despread using the locally generated -sequence
replica, provided that the initial chip values of the
-sequence generator have been correctly loaded. The
despread signal is then low-pass filtered and sent to the
code tracking loop. If the code tracking loop is capable
of tracking the phase, the code acquisition process is
Fig. 2. Decision reliability versus the normalized number of received chips
invoked in the recursive SISO decoding, when communicating over an AWGN
channel and using an SNR per chip value of E =N = ￿4 dB for S =5 , and
E =N = ￿1 dB for S =1 3 .
completed. By contrast, if the tracking loop is incapable
of tracking the phase, the code tracking loop activates a
“reloading command” in order to load another group of
consecutive chips into the delay units of the -sequence
generator. The above process can be repeated until
successful code tracking is accomplished.
Note that since the acquisition device is capable of observing
the reliabilities of the most recent consecutive chips by
observing the amplitudes of the corresponding soft outputs
stored in the soft-chip register of Fig. 1, the acquisition scheme
can decide when it should activate the loading command for
loadingtheinitialchipsintothe -sequencegenerator.Whenthe
erroneous loading probability is typically deemed sufficiently
low in the region of, for example, , the PN sequence can
be acquired with a high probability after the first loading of
the initial chips. Therefore, the total acquisition time of the
RSSE acquisition scheme can be approximated by the duration
of time required for the RSSE to carry out the recursive SISO
decoding, in order to reach a sufficiently low erroneous loading
probability.
IV. SIMULATION RESULTS
In this section, we provide a range of simulation results in
the context of the proposed RSSE acquisition scheme. Our
simulation results were mainly based on the acquisition of
an -sequence having the generator polynomial of
, which corresponds to having a
period of . Note that the curves were
drawn either versus the SNR per chip, namely, ,o r
versus the normalized number of chips received, which also
represents the normalized number of chips that the SISO
decoder processed. The normalized number of chips was
defined as the total number of received chips, , divided
by the number of generator stages, , of the corresponding
-sequence generator.
Fig. 2 shows the reliability associated with correctly deciding
thepolarityofaspecificchipofan -sequence,whenthe -se-
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Fig. 3. Erroneous loading probability P versus the SNR/chip E =N
performance for various numbers of chips invoked into the proposed recursive
SISOdecoder,whentransmittingthem-sequencegeneratedusingthegenerator
polynomial of g(D)=1+D + D + D + D over AWGN channels.
liability associated with using SISO decoding was defined as
the absolute value of the SISO decoder’s output, evaluated ac-
cording to (5) in the context of each chip received. By contrast,
for conventional hard decision, the decision reliability associ-
ated with the decision concerning the polarity of a specific chip
was defined as the absolute value of the channel output corre-
sponding to that chip. From the simulation results of Fig. 2, we
observe that for the conventional hard-decision-based scheme,
the decision reliability associated with a chip is mainly dis-
tributed within the range of 0–10, and does not increase as more
chipsarereceived,sincethepolarityofeachchipisdecidedsep-
arately. By contrast, for theproposed RSSE acquisition scheme,
the correct decision reliability increases when receiving more
chips from the channel. Therefore, according to Fig. 2, we ex-
pect that the RSSE acquisition scheme will outperform the con-
ventional sequential estimation acquisition scheme [3] without
exploiting the a priori information provided by the previous
chips.Furthermore,weobservethattheaveragecorrectdecision
reliability increases nearly linearly upon increasing the normal-
ized number of chips received. This is because the proposed re-
cursive SISO decoder is capable of efficiently exploiting the a
priori information provided by the previous chips received. The
following results will support this argument.
Fig. 3 shows the acquisition performance of an -sequence
having a period of chips, which was generated
by a 13-stage generator using the generator poly-
nomial of . As shown in
Fig. 3, the -sequence can be reliably acquired at an SNR
per chip value of dB by invoking about
chips into the recursive SISO
decoder. By contrast, without using any a priori information,
i.e., using the conventional sequential estimation acquisition
scheme [3], the PN code acquisition scheme has to operate at
the SNR per chip value of dB in order to achieve
the erroneous loading probability of . Hence, the SNR
per chip gain of using the proposed RSSE acquisition scheme
instead of the conventional sequential estimation acquisition
scheme at the erroneous loading probability of is about 10
dB, when chips are invoked into the recursive SISO
Fig. 4. Erroneous loading probability P versus the SNR/chip E =N
performance for various numbers of chips invoked into the proposed recursive
SISOdecoder,whentransmittingthem-sequencegeneratedusingthegenerator
polynomial of g(D)=1 + D + D + D + D over Rayleigh fading
channels.
decoder. Let represent the integration dwell time in the con-
text of a conventional serial search-based acquisition scheme
[1], which typically assumes values from tens to hundreds of
chip intervals. In [1], it is shown that the mean acquisition
time of a conventional serial search-based acquisition scheme
cannot be lower than chips for a
sequence of length 8191, even if the SNR per chip value is
sufficiently high, when the corresponding detection probability
approaches one. Hence, the proposed RSSE acquisition scheme
significantly outperforms the conventional serial search-based
acquisition scheme in terms of the achievable acquisition time
performance.
The results in the above figures were evaluated when com-
municating over AWGN channels. In Fig. 4, we investigated the
acquisition performance of the RSSE acquisition scheme for
transmission over Rayleigh fading channels. From the results
of Fig. 4, we observe that at a given SNR per chip value of
, similar to the results of Fig. 3, the erroneous loading
probability decreases when increasing the number of received
chips invoked into the recursive SISO decoder. Furthermore,
by comparing the results of Fig. 4 to those of Fig. 3, valid for
communicating over AWGN channels, it can be shown that for
a given number of received chips invoked into the recursive
SISO decoder, the achievable SNR gain over Rayleigh fading
channels is significantly higher than that over AWGN channels,
when using the proposed RSSE acquisition scheme instead
of the conventional sequential estimation acquisition scheme.
However, for a given number of received chips used by the
recursive SISO decoder and for a given SNR per chip value,
the acquisition scheme communicating over AWGN channels
achieves a lower erroneous loading probability than that over
Rayleigh fading channels.
Finally, in Fig. 5, we show the erroneous loading probability
performance versus the normalized number of received chips
used by the recursive SISO decoder for an -sequence gen-
erated by an 13-stage -sequence generator, and hence,
having a period of 8191 chips. The results were generated for
transmissions over both AWGN and Rayleigh fading channels
at the SNR per chip value of dB. According to204 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 52, NO. 2, FEBRUARY 2004
Fig. 5. Erroneous loading probability P versus the normalized number
of received chips invoked into the proposed recursive SISO decoder for an
m-sequence having a period of 8191, when communicating over AWGN or
Rayleigh fading channels and using an SNR per chip value of E =N = ￿1
dB for S =1 3 .
the results of Fig. 5, it can be shown that for AWGN chan-
nels, the RSSE acquisition scheme is capable of achieving an
erroneous loading probability of after receiving approx-
imately chips. By contrast, when commu-
nicating over Rayleigh fading channels, the RSSE acquisition
scheme is capable of achieving the erroneous loading proba-
bility of after receiving approximately
chips. These results imply that with the aid of the proposed re-
cursive SISO decoder, the required target performance can be
achieved,regardlessofthespecificcommunicationenvironment
encountered by invoking a corresponding number of chips into
the SISO decoder. The results of Fig. 5 indicate that successful
acquisition can be achieved by the proposed RSSE acquisition
scheme, when communicating overRayleigh fading channels at
dB within about 6500 chips, a value which is still
significantly lower than the required chip duration of
the best mean-acquisition time associated with the conventional
serial search-based acquisition scheme [1].
V. CONCLUSIONS
In summary, in this letter, the acquisition of -sequences
using the proposed RSSE scheme has been investigated. It has
been shown that the RSSE acquisition scheme has both an
implementational complexity and an initial synchronization
time, which are linearly dependent on the number of stages in
the -sequence generator. In terms of these characteristics, the
RSSE acquisition scheme outperforms both the family of con-
ventional serial search-based acquisition schemes and the class
of conventional parallel search-based [2] acquisition schemes,
which either result in a mean-acquisition time or impose an
implementational complexity, that are exponentially dependent
on the number of stages in the -sequence generator.
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